Designer's™ Data Sheet

TMOS E-FET [™] High Energy Power FET D²PAK for Surface Mount

N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower R_{DS(on)} capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number



ON Semiconductor®

http://onsemi.com

TMOS POWER FET


8.0 AMPERES, 500 VOLTS

 $R_{DS(on)} = 0.8 \Omega$



D²PAK CASE 418B-02 Style 2





MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

	Symbol	Value	Unit
Orain-to-Source Voltage	V _{DSS}	500	Vdc
Drain-to-Gate Voltage (R _{GS} = 1.0 MΩ)	V_{DGR}	500	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (tp ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous @ T _C = 25°C — Continuous @ T _C = 100°C — Single Pulse (tp ≤ 10 μs)	I _D	8.0 5.0 32	Adc Apk
Fotal Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	125 1.0	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – STARTING T_J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, PEAK I_L = 8.0 Apk, L = 16 mH, R_G = 25 Ω)	E _{AS}	510	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (1)	R _{θJC} R _{θJA} R _{θJA}	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 sec.	T _I	260	°C
— Junction—to—Ambient (1) Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 sec. When surface mounted to an FR4 board using the minimum recommended pad size. It is a document contains information on a new product. Specifications and information ein are subject to change without notice. FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.	MICRIA	,	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS				•		•
Drain-to-Source Breakdown Voltage (V_{GS} = 0 Vdc, I_{D} = 250 μ Adc) Temperature Coefficient (Positive	V _{(BR)DSS}	500 —	 500	_ _	Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 400 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J$	I _{DSS}	_ _	_	10 100	μAdc	
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	100	nAdc	
ON CHARACTERISTICS (1)			I	I.		I.
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$ Threshold Temperature Coefficien	V _{GS(th)}	2.0	3.0 6.3	4.0	Vdc mV/°C	
Static Drain-to-Source On-Resista (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	R _{DS(on)}	_	0.6	0.8	Ohms	
$\label{eq:Drain-to-Source On-Voltage (VGS)} $	V _{DS(on)}	_	J <u>e</u>	7.2 6.4	Vdc	
Forward Transconductance, (V _{DS} =	15 Vdc, I _D = 4.0 Adc)	g _{FS}	4.0		_	mhos
DYNAMIC CHARACTERISTICS			-0)	110		
Input Capacitance		C _{iss}	0-"	1450	1680	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss		190	264	
Transfer Capacitance		C _{rss}	$O_{\overline{z}}$	45.4	144	
SWITCHING CHARACTERISTICS (2		12 4		_	_	_
Turn-On Delay Time	4, 0	t _{d(on)}	_	15	50	ns
Rise Time	(P010)	t _r	_	33	72	
Turn-Off Delay Time	(R _{Gon} = 9.1 Ω)	t _{d(off)}	_	40	150	
Fall Time	000	t _f	_	32	60	
Gate Charge (see Figure 8)	5 6 4	Q_{T}	_	40	64	nC
	$(V_{DS} = 400 \text{ Vdc}, I_D = 8.0 \text{ Adc},$	Q ₁	_	8.0		
	V _{GS} = 10 Vdc)	Q_2	_	17	ĺ	
	60,86	Q_3	_	17.3		
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On-Voltage	2,01	V_{SD}				Vdc
(I _S = 8.0 Adc, V _{GS} = 0 Vdc)	A CALL		_	1.2	2.0	
$(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 1)$	(25°C)		_	1.1		
Reverse Recovery Time	125°C) (I _S = 8.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	_	320	_	ns
		ta	_	179	_	
	$dI_S/dt = 100 A/\mu s)$	t _b	_	141		
Reverse Recovery Stored Charge		Q _{RR}	_	3.0	_	μC
INTERNAL PACKAGE INDUCTANC	E	1				
Internal Drain Inductance (Measured from the drain lead 0.1	L _D		4.5	<u> </u>	nH	
Internal Source Inductance (Measured from the source lead	L _S		7.5			

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL ELECTRICAL CHARACTERISTICS



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. High Voltage Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area







Figure 13. Maximum Avalanche Energy versus **Starting Junction Temperature**



PACKAGE DIMENSIONS

CASE 418B-02 ISSUE B





NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- 2. CONTROLLING DIMENSION: INCH

Ī		INC	HES	MILLIMETERS					
ı	DIM	MIN	MAX	MIN	MAX				
	Α	0.340	0.380	8.64	9.65				
	В	0.380	0.405	9.65	10.29				
	С	0.160	0.190	4.06	4.83				
I	D	0.020	0.035	0.51	0.89				
Ī	Е	0.045	0.055	1.14	1.40				
I	G	0.100 BSC		2.54	2.54 BSC				
ľ	Н	0.080	0.110	2.03	2.79				
I	J	0.018	0.025	0.46	0.64				
Į	K	0.090	0.110	2.29	2.79				
1	S	0.575	0.625	14.60	15.88				
ı	V	0.045	0.055	1 1/	1.40				

Vermarks of *

1. repre
1. repr ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) as Solitude services are injected in the chargest without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative